Main Page | Modules | Alphabetical List | Data Structures | Directories | File List | Data Fields | Globals | Related Pages | Examples

at91_aic.h File Reference


Detailed Description

AT91 peripherals.

 *
 * $Log: at91_aic.h,v $
 * Revision 1.2  2006/08/31 19:08:14  haraldkipp
 * Defining register offsets simplifies assembly programming.
 *
 * Revision 1.1  2006/07/05 07:45:25  haraldkipp
 * Split on-chip interface definitions.
 *
 *
 * 


Interrupt Source Mode Registers

#define AIC_SMR(i)   (AIC_BASE + i * 4)
 Source mode register array.
#define AIC_PRIOR   0x00000007
 Priority mask.
#define AIC_SRCTYPE   0x00000060
 Interrupt source type mask.
#define AIC_SRCTYPE_INT_LEVEL_SENSITIVE   0x00000000
 Internal level sensitive.
#define AIC_SRCTYPE_INT_EDGE_TRIGGERED   0x00000020
 Internal edge triggered.
#define AIC_SRCTYPE_EXT_LOW_LEVEL   0x00000000
 External low level.
#define AIC_SRCTYPE_EXT_NEGATIVE_EDGE   0x00000020
 External falling edge.
#define AIC_SRCTYPE_EXT_HIGH_LEVEL   0x00000040
 External high level.
#define AIC_SRCTYPE_EXT_POSITIVE_EDGE   0x00000060
 External rising edge.

Interrupt Source Vector Registers

#define AIC_SVR(i)   (AIC_BASE + 0x80 + i * 4)
 Source vector register array.

Interrupt Vector Register

#define AIC_IVR_OFF   0x00000100
 IRQ vector register offset.
#define AIC_IVR   (AIC_BASE + AIC_IVR_OFF)
 IRQ vector register address.

Fast Interrupt Vector Register

#define AIC_FVR_OFF   0x00000104
 FIQ vector register offset.
#define AIC_FVR   (AIC_BASE + AIC_FVR_OFF)
 FIQ vector register address.

Interrupt Status Register

#define AIC_ISR_OFF   0x00000108
 Interrupt status register offset.
#define AIC_ISR   (AIC_BASE + AIC_ISR_OFF)
 Interrupt status register address.
#define AIC_IRQID   0x0000001F
 Current interrupt identifier mask.

Interrupt Pending Register

#define AIC_IPR_OFF   0x0000010C
 Interrupt pending register offset.
#define AIC_IPR   (AIC_BASE + AIC_IPR_OFF)
 Interrupt pending register address.

Interrupt Mask Register

#define AIC_IMR_OFF   0x00000110
 Interrupt mask register offset.
#define AIC_IMR   (AIC_BASE + AIC_IMR_OFF)
 Interrupt mask register address.

Interrupt Core Status Register

#define AIC_CISR_OFF   0x00000114
 Core interrupt status register offset.
#define AIC_CISR   (AIC_BASE + AIC_CISR_OFF)
 Core interrupt status register address.
#define AIC_NFIQ   0x00000001
 Core FIQ Status.
#define AIC_NIRQ   0x00000002
 Core IRQ Status.

Interrupt Enable Command Register

#define AIC_IECR_OFF   0x00000120
 Interrupt enable command register offset.
#define AIC_IECR   (AIC_BASE + AIC_IECR_OFF)
 Interrupt enable command register address.

Interrupt Disable Command Register

#define AIC_IDCR_OFF   0x00000124
 Interrupt disable command register offset.
#define AIC_IDCR   (AIC_BASE + AIC_IDCR_OFF)
 Interrupt disable command register address.

Interrupt Clear Command Register

#define AIC_ICCR_OFF   0x00000128
 Interrupt clear command register offset.
#define AIC_ICCR   (AIC_BASE + AIC_ICCR_OFF)
 Interrupt clear command register address.

Interrupt Set Command Register

#define AIC_ISCR_OFF   0x0000012C
 Interrupt set command register offset.
#define AIC_ISCR   (AIC_BASE + AIC_ISCR_OFF)
 Interrupt set command register address.

End Of Interrupt Command Register

#define AIC_EOICR_OFF   0x00000130
 End of interrupt command register offset.
#define AIC_EOICR   (AIC_BASE + AIC_EOICR_OFF)
 End of interrupt command register address.

Spurious Interrupt Vector Register

#define AIC_SPU_OFF   0x00000134
 Spurious vector register offset.
#define AIC_SPU   (AIC_BASE + AIC_SPU_OFF)
 Spurious vector register address.

Debug Control Register

#define AIC_DCR_OFF   0x0000138
 Debug control register offset.
#define AIC_DCR   (AIC_BASE + AIC_DCR_OFF)
 Debug control register address.

Fast Forcing Enable Register

#define AIC_FFER_OFF   0x00000140
 Fast forcing enable register offset.
#define AIC_FFER   (AIC_BASE + AIC_FFER_OFF)
 Fast forcing enable register address.

Fast Forcing Disable Register

#define AIC_FFDR_OFF   0x00000144
 Fast forcing disable register address.
#define AIC_FFDR   (AIC_BASE + AIC_FFDR_OFF)
 Fast forcing disable register address.

Fast Forcing Status Register

#define AIC_FFSR_OFF   0x00000148
 Fast forcing status register address.
#define AIC_FFSR   (AIC_BASE + AIC_FFSR_OFF)
 Fast forcing status register address.


© 2000-2006 by egnite Software GmbH - visit http://www.ethernut.de/